



# Assembly Instructions for ACE VDU Board

#### **PREPARATIONS**

1. Before you begin, make sure you have the proper tools (ie. a low wattage soldering iron with a <u>clean sharp</u> tip, good solder, cutters, etc.).

This particular board requires good soldering practice to successfully assemble. If you are unsure of your ability, get help from a friend.

- 2. In case you are unaware, never, never plug in a card with power on!
- 3. This board can be used as a memory board only. If you are using the board as a RAM board, then follow the instructions up to step 14.

#### ASSEMBLY

\*

1. Begin by visually checking the board for possible shorts, missed or unaligned drill holes. Repair if required. Carefully examine the back of the board in the area of the memory array. It is a good idea to check all adjacent traces in this area for shorts.

IMPORTANT! Failure to perform the above step may cause you many hours of grief trying to discover where a short in the board actually is.

- 2. Install sockets for all CMOS support chips. IC numbers are 1 to 12.
- 3. If you are going to use the board as a VDU, solder in the socket for the 6847, the MC1372 and the 4508 (IC number 13).
- 4. If you are going to use the board as a RAM board, solder in <u>2 sockets</u> for the first bank in position marked 0 on the back of the board (ie. address COOO).
- 5. If you are going to use the board as a VDU board, solder in <u>2 sockets</u> for the 9th bank in position marked 8 on the back of the board (ie. address E000). Be careful here as you can easily cause a solder bridge.
- 6. Next solder in the .01 bypass caps. It is a good idea to check the capacitors for shorts with a multimeter before soldering them in.
- 7. Before inserting any ICs into the sockets, meter the memory array for possible shorts as you did in step 1.
- 8. Insert IC's numbered 1 to 12 in the appropriate sockets. Check and recheck that you have all IC keys in the proper position! See parts layout for details.
- 9. Turn off power to CPU. Insert board and then power on. If there are no signs of smoke, then try to address the board with a monitor. You should be able to find a boundary at COOO. If not, you must determine what is wrong before inserting RAM chips into their respective sockets.

## Assembly Instructions for ACE VDU Board - continued

10. Power off. Insert 2 2114 RAM chips in either position 0 or position 8. The positions decode as follows:

```
0
     C000 - C3FF
     C400 - C7FF
1
2
     C800 - CBFF
3
     CCOO - CFFF
4
      D000 - D3FF
5
      D400 - D7FF
<u>.</u>6
      D800 - DBFF
7
      DCOO - DFFF
8
     E000 - E3FF
     E400 - E7FF
9
Α
     E800 - EBFF
В
      ECOO - EFFF
      F000 - F3FF
C
D
      F400 - F7FF
E
      F800 - FBFF
      FC00 - FFFF
```

- 11. Power on. You should now have 1K of RAM at either COOO C3FF or EOOO E3FF depending on whether you plugged the chips in position 0 or 8 respectively.
- 12. You should now run memory diagnostics to insure all the memory decoding and RAM chips are OK. A sample diagnostic program is included with these instructions.
- 13. The choice to add more memory at this step is up to you. If you are going to use the board as a VDU board, it is best to add the rest of the memory once you get the MC6847 and MC1372 going.
- 14. This completes the assembly of the board as a memory board. Just add as many 2114 chips and sockets as your budget allows. Do not forget the .01 bypass caps!
- 15. We now begin the assembly of the VDU support circuitry. Power off and remove board.
- 16. Solder in the resistors and capacitors as shown in the parts layout. If you can not get a 9-35 pf. variable cap to fit in the space provided, you can get away using a fixed value such as 10 or 15 pf.
- 17. Solder in the XTAL. Make sure the can of the XTAL does not touch any traces on the board.
- 18. Next comes the tricky part, the .1 uh coil. You can make your own by winding about 5 turns of number 20 wire on a ½ inch form. A ½ inch drill can be used as the form. Spread the turns out to about ½ inch. With the above coil and a 150 pf cap instead of the suggested 180 pf cap, the RF output turned out to be channel 7. If you want a lower channel add more turns to the coil—if you want a higher channel remove turns from the coil.
- 19. Put the MC1372 in its socket. Power on. If you have a counter, you can get the XTAL on exact frequency by adjusting the 9-35 pf cap. This adjustment does not appear to be very critical.
- 20. Note that a .01 pf cap will have to be placed between the RF output and the TV antenna input. Run a single wire between the RF output and the TV. Now try to find the RF output on the TV. Check all channels and once you see the "picture" (hash), you are in business.

## Assembly Instructions for ACE VDU Board - continued

- 21. Now power off and place the MC6847 in its socket. Make sure that you have the keyway correct as this is an expensive chip to burn out! Power on.
- 22. With your monitor, set address FF00 to 0. This sets the MC6847 into alpha mode. You should now get a square picture on the TV. You can "fine tune" the RF frequency by squeezing or opening up the coil.
- 23. If all is OK, you can now verify that alpha mode is working.

24. You can try inverse video by setting the first bit of memory byte, (ie. X'80') on.

> • E03F key in BF

- 25. Semi-graphics can be tested by setting the second bit in the byte on. (ie. X '40').
- 26. Other modes can be tested by changing the memory mapped I/O port at address FF00. See the Motorola spec sheet for details.

#### TROUBLESHOOTING

- 1. Getting the memory section of the board going should be fairly straighforward.
- 2. If you have problems, make sure the address decoding is working. The best way to do this is to use your micro and have it read a constant address, say, E000.

The program to do this is:


#E0 F8E0 LDI BE PHI R14 F800 LDI #00 ΑE PLO R14 0E LDN R14 3000 BR #00

You should be able to get a  $\overline{CS}$  at pin 18 of the 4515 if you are using address E000 as in the above example. If this is good, next check the  $\overline{MRD}$ ,  $\overline{MWR}$  circuitry (ie. IC's 1, 10, and 9).


- 3. If you can not get a  $\overline{\text{CS}}$  pulse, then go backwards checking IC 5 and 8.
- 4. If decoding is OK, then verify that the 4066 and 2114 chips are OK. The best way to test 2114 chips is to use the memory diagnostic.

## \*semby Instructions for ACE VDU Board - continued

- 5. Note that if you have an address line shorted to a data line, you can get some weird and wonderful symptoms!
- 6. If the memory section is working but the VDU is not, then verify that IC 13 is in fact latching your commands. Note that the MC6847 will not function if the MC1372 is not providing a 3.58 MZ clock. You can check this with your logic probe.
- 7. If you have a scope, you can verify that the MC6847 is generating video by looking at pin 28.
- 8. Good Luck!



A-C-E VDU 1802 VERSION 2





ALPHANUMERIC DISPLAY MODES—All alphanumeric modes occupy an 8 x 12 dot character matrix box and there are 32 x 16 character boxes per TV frame. One of two colors for the lighted dots may be selected by the color set select pin. An internal ROM will generate 64 ASCII display characters in a standard 5 x 7 box. Six bits of the eight-bit data word are used for the ASCII character generator and the two bits not used can be used to implement inverse video or color switching on a character by character basis. A 512 word display memory is required for this class of display.

The ALPHA SEMIGraphics -4 mode translates bits zero through three into a 4 x 5 dot element in the standard 8 x 12 dot box. Three data bits may be used to select one of eight colors for the entire character box. The extra bit is available to implement mode switching on the fly. A 512 word display memory is required. A density of 64 x 32 elements is available in the display area. The element area is four dot-clocks wide by six lines high.

The ALPhA SEMIGraphic -6 mode maps six  $4 \times 4$  dot elements into the standard  $8 \times 12$  dot alphanumeric box, a screen density of  $64 \times 48$  elements is available. Six bits are used to generate this map and two data bits may be used to select one of four colors in the display box. The element area is four dot-clocks wide by four lines high.

FULL GRAPHIC MODE — There are eight full graphic modes available from the VDG. These modes require 1K to 6K bytes of memory. The eight full-graphic modes include an outside color border in one of two colors depending upon the color set select pin (CSS). The CSS pin selects one of two sets of four colors in the four color graphic modes.

The 64 x 64 Color Graphics Mode — The 64 x 64 color graphics mode generates a display matrix of 64 elements wide by 64 elements high. Each element may be one of four colors. A 1K x 8 display memory is required.

The 128 x 64 Graphic Mode — The 128 x 64 graphic mode generates a matrix 128 elements wide by 64 elements high. Each element may be either ON or OFF.

However, the entire display may be one of two colors, selected by using the color set select pin. A 1K  $\times$  8 display memory is required.

The 128 x 64 Color Graphic Mode — The 128 x 64 color graphics mode generates a display matrix 128 elements wide by 64 elements high. Each element may be one of four colors. A 2K x 8 display memory is required.

The 128 x 96 Graphics Mode — The 128 x 96 graphics mode generates a display matrix 128 elements wide by 96 elements high. Each element is two dot-clocks wide by two lines high. Each element may be either ON or OFF. However, the entire display may be one of two colors selected by using the color select pin. A 2K x 8 display memory is required.

The 128 x 96 Color Graphics Mode — The 128 x 96 color| graphics mode generates a display 128 elements wide by 96 elements high. Each element is thus two dot-clocks wide by two lines high. Each element may be one of four colors. A 3K x 3 display mamory is required.

The 128 x 192 Graphics Mode — The 128 x 192 graphics mode generates a display matrix 128 elements wide by 192 elements high, making each element two dot-clocks wide by one line high. Each element may be either ON or OFF, but the ON elements may be one of two colors selected with color set select Pin. A 3K x 8 display memory is required.

The 128 x 192 Color Graphics Mode — The 128 x 192 color graphics mode generates a display 128 elements wide by 192 elements high. Each element is two dot-clocks wide by one line high. Each element may be one of four colors. A 6K x 8 display memory is required. A detailed description of the VDG modes is given in Table 3.

The 256 x 192 Graphics Mode — The 256 x 192 graphics mode generates a display 256 elements wide by 192 elements high. Each element is one dot-clock wide by one line high. Each element may be either ON or OFF, but the ON element may be one of two colors selected with the color set select pin. A 6K x 8 display memory is required.

TABLE 1 - TABLE OF MODE CONTROL LINES (INPUTS)

	-		,X				r
X/G	Ã/S	INT/EXT	INV	GM2	GM1	GMO	ALPHA/GRAPHIC MODE SELECT
0	0	0	0	×	х	×	Internal Alphanumerics
0	0	0	1 1	×	х	×	Internal Alphanumerics Inverted
0	0	1	0	×	X	×	External Alphanumerics
0	0	1	1	×	x	x	External Alphanumerics Inverted
0	1	0	×	Χ.	х	×	Semigraphics - 4
0	1	1	×	×	×	×	Semigraphics - 6
1	×	x	×	0	0	- 0-	64 x 64 Color Graphics
1	×	x	·x	0	0	1	-128 x 64 Graphics
1	x	×	×	0	1	0	128 x 64 Cotor Graphics
1	X	×	×	0	1	1	128 x 96 Graphics
1	x	Х	×	1	0	0	128 x 96 Color Graphics
1	×	×	×	1	0	1	128 x 192 Graphics
1	×	×	x	1	1	0	128 x 192 Color Graphics
1	×	×	X	1	1	1	256 x 192 Graphics

TABLE 2 - SUMMARY OF MAJOR MODES

## MAJOR MODE ONE TABLE OF ALPHA MINOR MODES

Title /	Memory	Colors	Display Elements
Alphanumeric (Internal)	512 × 8	2	•
Atohanumeric (Enternal)	512 × 8	2	
Alpha Semig-4	512 x 8	3	Box Element
Alpha Semig-6	512 x 8	4	Box Element

## MAJOR MODE TWO TABLE OF MINOR GRAPHICS MODES

Title	Memory	Cotors	Comments
64 x 64 Color Graphic	1K x 8	4	Matrix 64 x 64 Elements
128 x 64 Graphics*	1K x 8	2	Matrix 128 elements wide by
128 x 64 Cotor Graphic	2K × 8	4	64 elements high
128 x 96 Graphics*	2K x-8	2	Matrix 128 elements wide by
128 x 96 Color Graphic	3K × 8	4	96 elements high
/128 x 192 Graphics*	3K x 8	2	Matrix 128 elements wide by
128 x 192 Color Graphic	6K x 8	. 4	192 elements high
256 x 192 Graphics*	6K x 8	2	Matrix 256 elements wide by 192 elements high

<sup>\*</sup>Graphics mode turns on or off each element. The color may be one of two.

ij

### TABLE 3 - DETAILED DESCRIPTION OF VDG MODES

	VDG PINS								-	•		TV SCREEN	
	MS	IJG	Α/s	INT/EXT	GM2	GM1	GMO	css	INV	Character Color	8ackground	Border	Display Mode
						J	x	0	9	Green Biack	Black Green	Black	32 Characters in columns
	1	0	0	0	×	×	^	1	0	Orange Black	Black Orange	Black	16 Characters in rows
	,	0	0	1	×	×	×	0	9	Green Black	Black Green	Black	32 Characters in columns
		Ü	J	·	Ŷ	Î		1	<u>G</u>	Orange Black	Black Orange	Black	16 Characters in rows
	1	o	1	0	×	x	×	×	×	L* C2 C1 C0 O X X X X I O O O I O O I O I O I O I O	Color Black Green Vellow Blow Buff Cyan Magenta Orange	Black	64 Display elements in columns 32 Display elements in rovs
	1	Ó	1	1	×	×	×	0	×	Lx C1 C0 0 X X 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1	Color Black Green Yellow Blue Red Black Buff Cyan Magenta Orange	81ack	64 Display elements in columns 48 Display elements in rows
Cio	,	1	x	×	С	0	0	0	X	C1 C0 0 9 0 1 1 0 1 1 9 0	Color Green Yellow Blue Red Buff Cyan	Green Byll	64 Display elements in columns S4 Display elements in rows
. €										1 0	Magenta Orange		
(50)	,	,	×	×			1	0	×	Lx 0 . 1	Color Black Green	Green	128 Display elements in columns
Const								1,		0	Black Buff	Buff	64 Display elements in rows
1621								0		Same color as:		Green	128 Display elements in columns
(20)	1	'	×	<b>X</b> .	0	1	0	1	×	Graphics one C		8011	64 Display elements in rows
a. \	,	,	×	×	0	١,	,	0	×	Same color as Graphics one R		Green	128 Display elements in columns
(0F)		'					, ,	1				Buff	96 Display elements in rows
								0		Same color as		Green	128 Display elements in columns
(90)	1	'	×	×	1,	0	0	1	×	Graphics one C	i	Buff	96 Display elements in rows
/ 200		.,	×	×	1	0	,	0	×	Same color as Graphics one R		Green	128 Display elements in columns
	'		^	^			'	1	] ^_	Graphics one A		Buff	192 Display elements in rows
Trad						Π		0		Same color as		Green	128 Display elements in columns
	'	'	×	×	1	1	0	1	×	Graphics one C		Butt	192 Display elements in rows
1.3	Ī,	١,	×	×	1		,	С	×	Same color as Graphics one R		Green	256 Display elements in columns
F 1/20		ľ		"			`	1				Buff .	192 Display elements in rows

1-206



### TABLE 3 - DETAILED DESCRIPTION OF VDG MODES

TV SCREEN	VDG DATA BUS	COMMENTS					
Detail							
12 dots 7	extra ASCII code	The ALPHANUMERIC INTERNAL mode uses an internal character generate which contains the following five dort by seven dot characters: ABRODEFGRIUK LMNOPGRSTUVWXY2   /   \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					
₩.	one row of custom characters	The ALPHA-NUMERIC EXTERNAL mode uses an external character generator as well as a raw counter. Thus, custom character fonts are graphic symbol sets with up to 256 different eight dot X-12 dot "characters" may be displayed.					
L <sub>3</sub> L <sub>2</sub> one element	C <sub>2</sub> C <sub>1</sub> C <sub>0</sub> L <sub>3</sub> L <sub>2</sub> L <sub>1</sub> L <sub>0</sub>	The SEMIGRAPHICS FOUR mode uses an internal "course graphics" generator in which a rectangle leight dots by twelve dots! is divided into four equal parts. The luminating of each part is determined by a corresponding bit on the VDC data bus. The color of illuminated parts is determined by three bits.					
L5 L4 L2 L1 L0	C1 C0 L5 L4 L3 L2 L1 L0	The SEMIGRAPHIC SIX mode is similar to the SEMIGRAPHIC FOUR mode with the following differences. The eight dot by twelve dot rectangle is divided into six equal parts. Color is determined by the two remaining bits.					
E3] €2 €1 €0	-1 c <sub>0</sub> c <sub>1</sub> c <sub>0</sub> c <sub>1</sub> c <sub>0</sub> c <sub>1</sub> c <sub>0</sub>	The GRADHICS ONE C mode uses a maximum of 1024 bytes of display RAM in which one pair of bits specifies one picture element.					
L7 L6 L5 L4 L3 L2 L1 L0	[17] L6 L5 L4 L3 L2 L1 L0	The GRAPHICS ONE Rimods uses a maximum of 1024 bytes of display RAM in which one bit specifies one picture element.					
€3 E2 €1 E0	[c <sub>1</sub>  c <sub>0</sub>  c <sub>1</sub>  c <sub>0</sub>  c <sub>1</sub>  c <sub>0</sub>  c <sub>1</sub>  c <sub>0</sub>	The GRAPHICS TWO C mode uses a maximum of 2048 bytes of display RAM in which one pair of bits specifies one picture element.					
L7 t6 L5 L4 L3 L2 L1 L3	L7 L6 L5 L4 L3 L2 L1 L0	The GRAPHICS TWO R mode uses a maximum of 1536 bytes of display RAM in which one bit specifies one picture element.					
Ε <sub>3</sub> Ε <sub>2</sub> ε <sub>1</sub> Ε <sub>0</sub>	C1 C0 C1 C0 C1 C0	The GRAPHICS THREE C mode uses a maximum of 3072 bytes of display RAM in which one pair of bytes specifies one picture element.					
17 Le 15 L4 L3 L2 L1 L0	L7 L6 L5 L4 L3 L2 L1 L0	The GRAPHICS THREE R mode uses a maximum of 3072 bytes of display RAM in which one bit specifies one picture element.					
E <sub>3</sub> E <sub>2</sub> E <sub>1</sub> E <sub>0</sub>	[c <sub>1</sub>  c <sub>0</sub>  c <sub>1</sub>  c <sub>0</sub>  c <sub>1</sub>  c <sub>0</sub>  c <sub>1</sub>  c <sub>0</sub>	The GRAPHICS SIX C mode uses a maximum of 6144 bytes of display RAM in which one par of bits specifies goe picture element.					
L7 L6 L5 L4 L3 L2 L1 L0	L7 L6 L5 L4 L3 L2 L1 L0	The GRAPHICS SIX R mode uses a maximum of 6144 bytes of display RAM in which one bit specifies one picture element.					

# MEMORY TEST ROUTINE FOR THE TEC 1802 - BY A. DUNLOP, I.F. #4, p. 20

A recent algorithm by Knaizuk and Hartmann (IEEE Transactions on Computers, April 1977) outlines an ultra-fast RAM test. This algorithm is employed in the test routine shown in Listing 1.

The memory test routine will detect any stuck-at-1 or stuck-at-0 fault in a RAM, including the memory itself, the address and data lines, and the address decoders. It sacrifices testing efficiency to a small degree so as to achieve simplicity. run time is short compared to some other test routines.

Operation of the routine is described in three steps processed for three phases with complemented data used in alternate passes. Each phase is made up of the following three steps:

1. A Data Byte is stored in every location to be tested

2. The complement of the Data Byte is stored in every third location

3. Memory is checked for all locations in the test region It is important to note that the above three steps must be done as three seperate iterations.

The three steps are performed three times, once for each phase, with the position of the complemented Data Byte changing each time. Then the Data Byte is complemented and the next pass is begun.

The Data Byte is initially #FF giving an FF FF 00 FF FF 00 FF... pattern for the first phase and FF 00 FF FF 00 FF FF... for the second phase and 00 FF FF 00 FF FF 00... for the third phase of the first pass. The second pass first phase generates a 00 00 FF 00 00 FF... pattern.

Memory is tested as a group of bytes between, and including, any two arbitrary addresses allowing small sections of memory to be tested. The low address value of the area to be tested is placed in bytes 2 and 3 of the program at the label 'BEGIN' and the high address limit is placed in bytes 4 and 5 at the label 'END'. Testing progresses from high to low address so as to simplify the limit-checking. The program starts at byte 0 with a branch around the data area to the initialization section.

After 256 complete passes the program will halt unconditionally. The user may wish to NOP the halt instruction to let the test run continuously.

If a fault is detected, the program will halt conditionally with the most significant byte of the fault address displayed in the Data leds, and the Q led indicating what was expected to be in the memory byte at the fault address: Q reset when #00 was expected and Q set when #FF was expected. Pressing and holding the 'I'key will permit the least significant byte of the fault address to be displayed. Upon releasing the 'I'key the program will continue.

The test routine can be executed in any page of memory since it references the absolute page address at initialization time.

This test routine will not solve memory problems or indicate the cause directly. It serves only to direct the user's attention to specific problem areas if they exist.

	MEMIST. RCA 02-FEB-78 178451	*PRESENT ADDRESS - BEGIN *DONE THIS SIEP WHEN DF*O *GOT DATA BYTE *COMP FARNT IT	SPECIAL ACTION FOR STEP 2	ISTORE DATA BILE DECREMENT PRESENT ADDRESS TWICE TO BYPASS NEXT TWO BYTE ADDRESSES	STORE COMPLEMENTED DATA BYTE DECREMENT PRESENT ADDRESS	FINISHED STEP 2 EVERY THIRD BYTE	GET PHASE INDEX GO TO SIEP 2 ENTRY SIEP 3 TEST FOR CORRECT DATA	IN SET TO END ADDRESS DESET R4 TO POINT TO END AGAIN	IGET PHASE INDEX ISET FOR INDEX TO EVERY THIS BYIE	SET X FOR SUBTRACT 'BEGIN'	:	PRESENT ADDRESS - BEGIN		COMPLEMENT DATA BYTE	* RESET R2.0 TO TEST THIRD BYTE FROM HERE	SET O IF D. FF	RESET O IF D##OO SET X FOR EXCLUSIVE OR	OR OUTPUT FAL	OUTPUT MOST SIGNIFICANT BYTE OF	IMAIT FOR 'I' PUSHED
	RC1802-V01	P060 R7	# r.r P050 R7	222	<u>8</u> 8	P040 P100	R2 P020 R4	* # # # # # # # # # # # # # # # # # # #	222	<u> </u>	. E	R.	P200 R2 P120	87 #FF ₽130	325	È	ā	P140	25 A C	202
	Ž.	SMB	BNO	STR DEC DEC	SKP STR DEC	88 88 88 88 88 88 88 88 88 88 88 88 88	BR LDA	SCOR	PE S	OLO SEX	SEC	SAB	BM GLO BZ	S X S	LDI	LSZ SEO	SKP REG SEX	XOH BZ SEX	STR	BN4 GLO
	3			4	P0501	P0601	90 I d			P 10				•	P120	P 1 301				
	EST ROUTINE		3F 7		· • • •	30 2C 31 49	92 30 10 44	- 4 - 1	2 7 7 8 2 7 8 8	<u> </u>	. r. c	2==	38 7E 82 32 61		50 03 A2 03	7E 97	38 17	832 7A	) <b>2</b> % <b>2</b> (	25 3F 72 81
	MEMORY TEST			2033 2033 2033 2033 2033 2033 2033 2033					8046 8046 8046 8046				0057 0059 8 0059 8						8888	
	- [						2010	20 21 21	233	52 50 50 50 50 50 50 50 50 50 50 50 50 50	78 78 78 78	388	332	382		6 4 4 0 <b>-</b> 0	4 4 4 W 4 70	2 T 4	4 0 m	
	MEMIST.RCA 02-FEB-78 17:45:	ROUTINE PAR 1602 JAN. 1978 AD	SYTE ADDRESS IN MEMORY	182.0 INDEX PEFLECTING PHASE INDEX 183. ADDRESS OF MEMORY CONTAINING BEGIN		E RANGE FOR 'BEGIN' 1 - #FFFF	BEGINNING ADDRESS TO BE TESTED ENDING A DORESS TO BE TESTED	TEMPORARY LOCATION FOR OUTPUT INITIALIZE HIGH REG TO THIS PAGE ADDRESS		TO ADDRESS OF	TO ADDRESS OF	TO ADDRESS OF LEAF	TO #0000 SYTE INITIALIZED AS #00 AKSF INDEX FOR 3 PHASES	R STEP 1 -		BA TO POINT TO END AGAIN	ISTEP 1 BYPASS ISPECIAL ACTION FOR STEP 2 SUBTRACTION COMPLETE	Y SUNTRACT" RIERI-R2.0	T LEAST SIGNIFICANT BYTE OF 'BEGIN' FOR SUBTRACT 'BEGIN'	I MOST SIGNIFIC
	XEX	MEMORY TEST REMEMORY TEST RO	PRESENT	INDEX REI	ADDRESS NUMBER O	CAUTION **	# BEGINN	TEMPOR INITIA				RS SET	R6 SET TO DATE SET PHASE	RESET	#R2.0 3	***************************************	SPECI	# "FUNNY	TO CET	TO GE
	RC1802-V01	*MEMORY	880	#82.0	2 2 2 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	IR7.0	1NZ #FFFF	0 0 m	R 4 R 5 I 5	R3 END	R4 TEMP	20 Z	R6 87	R2	24.2	4	P040 R2	R2	P030	## E
	RC18(	.TITLE					BR DBYTE	BYTE GHI	HA.	ige Egi	PLO	LOIS		PHI	PLO LDA PHI	L DN	BNO GLO	DEC	Sto Sto	SK OHI OHI
	NTINE						START: BEGIN*	TEMP: INZ:					#000d	P0108	P020#		P030		P040s	•
66	MEKORY TEST ROUTINE						30 07 FF FF			73 02 73 02 74 04				F3 02	A 4 2 2 -	20 K	39 20 30 20 30 30		30 52 13 13 13 13	35.20
	KEKORY						0000	0000 0000 0000 0000	8000 0000 0000	8000 0000 u	888	88	000 000 000 000 000 000 000 000 000 00	888	888 5 5 6 8 8	0020 0021	0023 0023 0025	888 888	8024 8020 8020	9002F

I-66

*	MEMORY TEST		ROUTINE	RC18	102-VOI	MEMTST.RCA	02-FEB-78	17145153
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 19 19 19 19 19 19 19 19 19 19 19 19	0075 0076 0077 0078 007C 007C 007F 0080 0081 0084 0085 0087 0084 0085	55 64 25 37 78 22 30 50 92 30 50 92 31 80 93 80 90 90 90 90 90 90 90 90 90 90 90 90 90	P140# P200# P210#	STR OUT DEC B4 DEC BR GHI DEC BNZ INC GHI BNZ INC GHI BNZ GLO XRI BR GLO BR	R5 4 R5 6 R2 R1 P110 R2 R2 R2 P210 R6 R6 R7 #FF P000 R2 P010	OUTPUT LEAST SIG	FAULT AD EASED  INDEX -1, DO NEXT OF PASSES ETING 256 PA BYTE FOR NEX S PHASE INDEX	PHASE SSES
20				• END		1		

PAGE

3